The Cadence Academic Network is a university/industry collaboration
to support and improve Universities activities in the design of analog and digital semiconductors.
Cadence tools are used at the departement of computer engineering for teaching and research.

The course Chip Design is accompanied by labs. The aim of the labs is to deepen
the teaching content of the course. Students use the analog  simulator SPECTRE and the waveform viewer ViVA
in the lab.

For our research activities in the area of high level synthesis, we use the C-to-Silicon Compiler CtoS.

Contact: tschweiz@informatik.uni-tuebingen.de

*Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue San Jose, CA 95134