CADENCE ACADEMIC NETWORK
The Cadence Academic Network is a university/industry collaboration
The course Chip Design is accompanied by labs. The aim of the labs is to deepen
For our research activities in the area of high level synthesis, we use the C-to-Silicon Compiler CtoS.
*Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue San Jose, CA 95134